Why do the DS2172/DS2174 BERT devices remain in synchronization when the clock signal applied to the receive-clock (RCLK) pin is removed or held in a steady state?
A2. Both the DS2172 and the DS2174 can remain in synchronization when the clock signal applied to the receive-clock (RCLK) is removed. This reason for this behavior is that the state machine that controls the receive synchronization is clocked by the signal applied to the receive-clock pin. If the receive-clock signal is removed or held in a steady state, the data in the status register will no longer get updated. During this time, however, read and write operations will all continue to operate normally. The easiest method to determine if the signal present on the receive-clock pin is changing is to read the bit-count registers. If the bit count remains the same with each consecutive read, there is no signal on the receive-clock pin.
Related Questions
- Why do the DS2172/DS2174 BERT devices remain in synchronization when the clock signal applied to the receive-clock (RCLK) pin is removed or held in a steady state?
- Can an external signal source be used rather than a crystal for clock devices that require a crystal?
- How do simultaneous data and clock signal jitter prevent readability?
