What makes CompactRISC a RISC architecture?
CompactRISC has a simple instruction set, which yields fast instruction decoding and execution and high throughput of up to 1 clock cycle per instruction. In addition CompactRISC is a load-store architecture. This means that only the load/store and bit manipulation instructions can access memory while all other instructions can access only registers.
