Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

What is the best way to terminate LVPECL outputs to get lowest jitter?

April 26, 2017best jitter lowest LVPECL outputs

0

10 Posted

What is the best way to terminate LVPECL outputs to get lowest jitter?

1 Answer

0

10 Posted

The data sheets for the ADI clock ICs show both a load resistor with AC-coupled termination, and the “traditional” Thevenin termination scheme for LVPECL. There seems to be little difference between the two termination methods in jitter performance; layout and other considerations are more important. Both termination schemes are capable of giving the same jitter performance when all other factors are considered.