What is an effort required to convert one VHDL code to make it suitable for synthesis?
If the hardware description language code is written in RTL form (Registers Transfer Level) then it is highly suitable for synthesis. Where as if the hardware description language code in behavioral form, which is a lengthy sequence code written to describe the system. Then it may not be suitable for synthesis or lot of effort is required in generating the hardware for that code.
