The manual mentions that after 1 (main) has been written to MCS, 0 (PLL) may be unable to be written during a maximum of 8 machine cycles. Is this true?
• Answer :A maximum of machine clocks of writing enable period depends on a PLL multiplication number. For example, 4 multiplication and main clock (dividing the clock by 2) are applied, so a maximum of eight clocks is required (maximum time at which the PLL clock detects a main clock edge). Basically, we recommend to confirm main clock with MCM and then switch to PLL. In this specification, the MB904XX series core is not restricted to use (however, care must be taken for MB90435 series where a core of MB906xx is used).
Related Questions
- The manual mentions that dummy transmission data should be written to the SODR1 register even if data is only received in the CLK synchronous mode. Why?
- The manual mentions that it takes a maximum of 80 us to return to the external interrupt from the pseudo watch. Does this depend on an internal clock?
- The manual mentions that after 1 (main) has been written to MCS, 0 (PLL) may be unable to be written during a maximum of 8 machine cycles. Is this true?
