Simple multiply in Xilinx?
110874: 06/10/24: Jhlw: Bit order reversed in Xilinx post-translate simulation 110989: 06/10/26: Jhlw: Re: Bit order reversed in Xilinx post-translate simulation 110877: 06/10/25: Jeff Cunningham: XPS crashes while performing clock DRCs when I have DCR components 110878: 06/10/25: gen_vlsi: Stream cipher 110896: 06/10/25: David Ashley: Re: Stream cipher 110949: 06/10/25: David R Brooks: Re: Stream cipher 110953: 06/10/25: David Ashley: Re: Stream cipher 110961: 06/10/25: gen_vlsi: Re: Stream cipher 110982: 06/10/26: ajjc: Re: Stream cipher 111251: 06/10/31: Wim Ton: Re: Stream cipher 110879: 06/10/25: Your name