Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

My reference clock has large period jitter. What PLL setting should I use to minimize PLL output period jitter?

clock jitter large output period PLL Reference setting
0
Posted

My reference clock has large period jitter. What PLL setting should I use to minimize PLL output period jitter?

0 CommentsAdd a Comment

1 Answer

0

If the reference clock has large period jitter, its contribution can dominate the PLL’s overall period jitter performance.

0 CommentsAdd a Comment

Related Questions

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.

Experts123