More than four clocks within a spartan-ii device?
52113: 03/01/31: Re: Floor Planning DCM52205: 03/02/04: Re: Modules in a large design52210: 03/02/04: Re: Partitioning interconnect in Xilinx FPGAs52224: 03/02/04: Re: Partitioning interconnect in Xilinx FPGAsKate Meilicke:3566: 96/06/25: Re: Routing3580: 96/07/01: Re: sanity check for 100k gate DSP FPGA project (long)3581: 96/07/01: Re: Need recommendation for PCI interface on 683324698