Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

Is VHDL useful for Simulation or Synthesis?

April 26, 2017simulation synthesis useful vhdl

0

Posted

Is VHDL useful for Simulation or Synthesis?

1 Answer

0

Posted

VHDL is useful and both simulation and synthesis. The initial aim while designing the VHDL was only simulation. But later the language is extended and synthesis feature is added. So VHDL code can be used for synthesis of a digital circuit either an ASIC or FPGA.