How to describe XC4000EX/XL FIFOs/RAMs in VHDL?
6970: 97/07/17: Problem with unexpanded logic in xnf synhesized by Leonardo 6978: 97/07/18: Re: Problem with unexpanded logic in xnf synhesized by Leonardo 6997: 97/07/21: Re: Problem with unexpanded logic in xnf synhesized by Leonardo Mark Sasten: 14093: 99/01/12: Foundation v1.5i Spartin Problems 27020: 00/11/07: Re: Architecture/environment suggestions 71947: 04/08/04: Re: adding real UART to xilinx ultracontroller design. 83740: 05/05/05: Re: including components, i.e.