Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

How is the tWR delay time checked and controlled when writing to the EEPROM in the HT46R46E?

0
Posted

How is the tWR delay time checked and controlled when writing to the EEPROM in the HT46R46E?

0

Answer Before an EEPROM write operation instruction has ended and after the device has received a stop condition instruction the device will enter an automatically generated write cycle. During this time no other EEPROM instructions can be executed. Before any other instructions are executed a tWR delay time must be provided. The specification states that the maximum time for tWR is 5ms, which is the maximum write time and which is the most reliable time for the EEPROM operation. We can cyclically check if the write period has finished. One method is to send a start condition instruction and then a write address instruction to the EEPROM, after which the device can look for an acknowledge signal. If the EEPROM has finished its internal write cycle, then it will return an ACK signal, otherwise no ACK signal will be returned.

Related Questions

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.

Experts123