How is testability addressed in NEW ASICs?
A. The Nextreme unique architecture provides automated testing and does not require the user to generate custom test vectors. Every Nextreme device has a built-in scan chain through all flip-flops. The scan-in and scan-out lines allow for easily running ATPG vectors. The embedded bRAM blocks are fully tested by internal memory self-test routines.
