Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

How does the Xilinx design reuse initiative help ASIC designers?

0
Posted

How does the Xilinx design reuse initiative help ASIC designers?

0

Xilinx believes that customers who make design reuse part of their product planning strategy can gain time-to-market advantages and a competitive advantage. Companies can also preserve prior investments in engineering time spent in the creation of intellectual property. By reusing previously created modules of FPGA logic, a design team will not have to design similar modules again from scratch. But for this to happen, companies will have to change their culture and internal processes to facilitate the proper design and documentation of modules of intellectual property that ultimately will be targeted for reuse. Such reusable design modules can save critical time in getting new products to market. A goal of the Xilinx design reuse initiative is to help customers create a structure to catalog their current internal IP. By using tools such as the Xilinx IP Internet Capture tool, design teams will be aware of all the IP available in their company for Xilinx FPGAs. Many companies redesign m

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.

Experts123