Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.
In DC Balance mode, an additional bit is transmitted on every LVDS pair each clock cycle. The value of the DC balance bit (DCBAL) is 0 when the data sent is unmodified and 1 when the data sent is inverted. To determine whether the sent data is unmodified or inverted, the running word disparity and current word disparity are used.
