Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

How can I customize Source Navigator for Verilog?

0
Posted

How can I customize Source Navigator for Verilog?

0

There are many customizations already available in the Project Preferences menu including some customization related to the Verilog parser. Source Navigator for Verilog provides an rc.tcl file that adds many Verilog features. Using an rc.tcl file is described in the Source Navigator documentation. The rc.tcl file can be either global for all users or specific to individual users. To quickly locate syntax errors and warnings when compiling, Source Navigator for Verilog can be customized to open the source file and go to the correct line number. This feature must be customized by adding a regular expression to the file sn_cmp_g.pat located in /share/etc/sn_cmp_g.pat If you know the format of your errors and warnings it is easy to add entries to this file for your specific tools. If you add regular expressions for common EDA tools please forward them so they can be made available to others.

Related Questions

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.

Experts123