Don’t Network on Chip (NoC) solutions increase my die area?
To maximize concurrent performance some vendor solutions add significantly to the total system gate count and power consumption. Silistix CHAINworks allows designers to create an application optimized interconnect that balances performance, area, and power consumption to fit your system requirements. While some sections of a CHAIN fabric can be larger than the simple busses they replace, the trade-offs between performance and area are comparable at a system level.