Can multiple channel-link chipsets be used on a wider bus application?
Yes, but the clock to data skew must be within the downstream receiver setup and hold time limit in order for the receiver to sample data correctly. Assuming the lengths of all interconnects are equal, the determining factors for skew between clock and data are the latency of the transmitter, latency of the receiver and the receiver setup / hold time.
