Can I use pipelining to allow more logic to execute inside the SCTL?
Yes. You can use shift registers or feedback nodes to allow logic to execute in parallel and pass data between subsequent iterations of the SCTL; thus, the entire logic chain iterates over multiple SCTL iterations. As with any parallel implementation in an FPGA VI, this uses additional FPGA resources.
