Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

Are voids acceptable in the solder between the PCB land and the thermal pad of the package after surface mount?

0
Posted

Are voids acceptable in the solder between the PCB land and the thermal pad of the package after surface mount?

0

National has done extensive modeling and studies on the impact of voids and the results are summarized in AN-1187.

Related Questions

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.

Experts123