Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

Is VHDL is Comparable to Verilog?

April 26, 2017comparable verilog vhdl

0

Posted

Is VHDL is Comparable to Verilog?

1 Answer

0

Posted

Since both VHDL and Verilog are Hardware Description languages. There are several constructs in VHDL, which have counter parts in Verilog Ex. The process in VHDL is comparable to always statements in verilog and the signal in VHDL is comparable to wire in verilog. There exists lot many similarities between VHDL and Verilog. Since both are designed for Hardware description. Is VHDL is Object oriented or structure Language VHDL is object oriented it has the concept of object and several other features which generally we see in object oriented programming languages. So VHDL has to be considered under category of object oriented. The VHDL is derived from programming language ADA which is object oriented language. A lot of concepts in object oriented are even applicable to VHDL.